Test Compression is one of the recent advancements in scan-based DFT/ATPG that can reduce the manufacturing test cost by significantly reducing both, the test application time and the required tester memory to store test data. It is quite typical to get a test compression ratio of 10-25X for most designs, and up to lOOX or more for some of the designs and compression techniques. However, there are some practical and fundamental limits to how much compression can be achieved. To understand these limits, let us first look at how test compression works. How Test Compression Works Normally, ATPG targets only a few faults when generating a test pattern. This results in specification of only a handful of "care bits" in a test vector, typically 1% or less. The remaining, so called "don't care" bits are filled-in pseudorandomly by ATPG. The complete vector is then fault simulated that generally results in testing of many more faults by the vector. Those tested faults are no longer required to be targeted by ATPG, thus making the ATPG a very efficient process. However, during test application, each test vector appears completely specified and needs to be stored on a tester and shifted-in into the chip in its entirety. In test compression, a decompressor is inserted between the scan-in pins and scan chains, which generates the equivalent of ATPG's "don't-care" scan bits for each test pattern. Theoretically, test data equivalent to only the ATPG-generated "care-bits" for each test pattern needs to be applied through the scan-in pins, thus greatly reducing the scan-in test data.
To reduce scan-out test data, an on-chip response compressor is embedded at the output of scan chains. The compressor generates a compact "signature" for the output response which is much smaller in size than the overall scan-out test data size. In practice, some of the test response bits can not be completely predicted by ATPG, or may even differ for different non-defective chips. Such response scan bits are referred to as "X's", or unknowns. Origins of such X's in the output response could be due to a number of reasons, such as incomplete model of the design for ATPG, multicycle paths in at-speed test, clock skew in capture mode for multi-clock designs, or simply due to non-scan registers in the design. Most compression techniques require effective, or may be even complete blocking ofN's. This is achieved by X-masking logic that sits between the scan chains and the compressor.
Limitin2 Factors in Test Compression
On the input side, the compression is limited by the number of "care bits". You can not implement a design and test pattern independent compression scheme that compresses input test data beyond the minimal care-bit data required. This is a fundamental limit for any test compression. 
